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Bit-Stream Adders and Multipliers for Tri-Level
Sigma–Delta Modulators
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Abstract—We propose both adder and multiplier circuits for bit-
stream signal processing customized for tri-level sigma–delta mod-
ulated signals. These architectures are the 2-bit extensions from the
existing 1-bit bit-stream adders and multipliers, and are shown to
offer better signal-to-noise performance. Field-programmable gate
array implementations then confirm their efficacy.
Index Terms—Adder circuit, multiplier circuit, oversampling,
tri-level sigma–delta modulation.
I. INTRODUCTION
SIGMA–DELTA modulation is a popular technique foranalog-to-digital (A/D) and digital-to-analog (D/A) con-
version. Traditionally, due to its oversampling nature, the A/D
sigma–delta modulated single-bit or short bit-length digital
outputs are decimated into multi-bit signals at Nyquist rate and
then processed by digital signal processors (DSPs). Similarly,
interpolators are used to up-sample the Nyquist rate signals
before D/A sigma–delta conversion. Classical decimator and
interpolator designs can be found in [1] while recent improved
designs are presented in [2], [3].
With the introduction and recent advances of bit-stream
signal processing (BSSP) circuits [4]–[9], oversampled
bit-stream signals from the sigma–delta modulator (SDM)
output can be processed directly without intermediate stages of
decimators and interpolators, thereby resulting in resource-effi-
cient signal processing. In [4], [5], two fundamental arithmetic
circuits, namely, bit-stream adder and multiplier, are presented.
Using these circuits, together with the sigma–delta based
low-pass filter [9] and up/down counters as building blocks, a
quadrature phase shift key (QPSK) demodulator is developed.
A 40% reduction in logic gate count against conventional
design is reported. In [6], a resource-efficient phase-locked
loop (PLL), composed of the bit-stream adder and multiplier, is
presented.
Conventional BSSP circuits are, however, targeted for 1-bit,
first-order SDMs [4]–[8]. To improve signal-to-noise perfor-
mance, one possible way is to increase the number of quantizer
bits in the SDM. In [10], tri-level coding is proposed to reduce
the quantization noise in a SDM. Besides its higher signal-to-
noise ratio (SNR), tri-level signal representation
further inherits the multiplierless nature of binary
code in multiplicative operations, thus leading to highly effi-
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Fig. 1. First-order tri-level SDM.
cient hardware structures. To this end, we investigate the di-
rect processing of tri-level SDM signals. Two novel yet funda-
mental arithmetic circuits, namely, a bit-stream adder and a mul-
tiplier, are proposed in the tri-level context. Field-programmable
gate array (FPGA) implementation results on circuit complexity
and signal-to-noise-plus-distortion ratio (SNDR) are contrasted
against conventional realizations. Finally, application of the pro-
posed adder and multiplier in a digital PLL (DPLL) is demon-
strated and contrasted against binary and multi-bit counterparts
in terms of circuit complexity.
Fig. 1 shows a first-order tri-level SDM. The input signal is
assumed to be bounded in [ , 1], and the quantizer function
is given by
.
The optimum value of the threshold is about 0.2 [10] for A/D
conversion and is around 0.25 for filter applications [11]. In
[11], it is also shown that the variation of SNR versus is rel-
atively small. Consequently, we assume throughout
this brief. To facilitate hardware implementation, 2’s comple-
ment encoding is used to represent the outputs of the ternary
quantizer, namely, .
II. TRI-LEVEL BIT-STREAM ARITHMETIC CIRCUITS
A. Tri-Level Bit-Stream Adder
Fig. 2 shows the bit-stream adder proposed in [7] for 1-bit in-
puts A and B. The addition is carried out by a full adder. The
circuit outputs the carry bit, , and uses error feedback to
reduce the error caused by neglecting the sum bit. Since 2’s
complement representation is used for the tri-level SDM data
stream, the above idea can be directly extended to the 2-bit case.
Fig. 3 shows the proposed tri-level bit-stream adder. The 2-bit
inputs and are sign extended to
and , respectively, and summed to produce a 3-bit re-
sult, which is truncated into the 2-bit output . The
neglected bit is stored and fed back to the adder to reduce the
truncation error.
1549-7747/$25.00 © 2007 IEEE
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Fig. 2. Bit-stream adder using noise shaping [7].
Fig. 3. Proposed tri-level bit-stream adder.
Fig. 4. Equivalent model of the tri-level bit-stream adder.
The same adder can be used to perform bit-stream subtrac-
tion, the subtractend is simply negated. The following logic
equations can be shown to perform negation:
where denotes the 2-bit output while denotes the
2-bit inputs. By -transform (where capital letters are used to
denote the -domain variables, thus
etc.), similar to the case in [7], the output is given by
(1)
An equivalent model of the bit-stream adder is shown in Fig. 4.
Both and consist of the signal components,
and , plus the quantization noise components, and
, that are shaped by the first-order noise transfer function
(NTF) . The bit-stream adder adds another noise source
, also shaped by .
Assuming that the quantization noise is white and uniformly
distributed in the range , where is the quantizer
step size ( in this brief), the power-spectral density (PSD)
of the input noise is given by [12]
(2)
Fig. 5. Tri-level bit-stream multiplier for L = 4.
Although the truncation noise has only two values,
namely, and 0, it is assumed, for simplicity, to be white and
uniformly distributed in the range [ , 0]. As it is shaped by
the function , the PSD of the truncation noise is also
given by (2). Further assuming that the three noise sources are
independent, the total noise power is the summation of them.
With a gain of 1/2 at the output, the output noise PSD of the
bit-stream adder is then estimated as
(3)
B. Tri-Level Bit-Stream Multiplier
The bit-stream multiplier presented in [4] performs the mul-
tiplication of two bit-stream signals, and , through the
following operation:
(4)
where is the length of the time interval. To avoid multi-bit
multiplier, (4) is rewritten into the following form:
(5)
It can be seen from (5) that the multiplier consists of a bit-stream
adder tree that computes the summation of the sub-products
. With several architectural modifications, the same prin-
ciple can be applied to the case of tri-level bit-stream multipli-
cation.
The proposed multiplier circuit with is shown in Fig. 5
while the original one can be found in [4]. (The choice of an ap-
propriate will be discussed in later sections.) Compared with
the multiplier in [4], the new multiplier operates on 2-bit input
and output signals. Each unit delay involves 2 flip flops (FFs).
The proposed tri-level bit-stream adder in Section II-A is used
in place of the binary bit-stream adder in the adder tree. Finally,
Authorized licensed use limited to: The University of Hong Kong. Downloaded on June 4, 2009 at 22:02 from IEEE Xplore.  Restrictions apply.
1084 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 54, NO. 12, DECEMBER 2007
to produce the sub-product , a tri-level multiplier is de-
signed instead of the exclusive-OR gate in [4]. The tri-level mul-
tiplier performs the multiplication of two tri-level { , 0, 1}
inputs. Using 2’s complement representation and treating the
code “10” as “don’t care,” the following logic equations are ob-
tained:
where denotes the 2-bit output while and
denote the 2-bit inputs.
The output noise-spectral density of the bit-stream multiplier
can be estimated using the equivalent adder model in Fig. 4.
Assuming that the truncation noise in each bit-stream
adder is independent, the PSD of the total noise contribution due
to the adder tree can be obtained as follows:
(6)
where denotes the number of levels in the adder
tree. The total noise-spectral density of the bit-stream multiplier
can be obtained as in [4]
(7)
where and denotes the
convolution operator. The output noise-spectral density consists
of several noise components formed by the convolution of the
filtered signals or quantization noises. The noise filtering per-
formance of can be improved by increasing . This
reduces the output noise-spectral density and hence improves
the SNDR performance of the bit-stream multiplier. However,
increasing leads to a higher hardware complexity. A tradeoff
analysis will be shown in Section IV.
III. FPGA IMPLEMENTATION RESULTS
The proposed bit-stream adder and multiplier are imple-
mented with the new-generation Xilinx Virtex-5 XC5VLX30,
which features 6-input look-up tables (LUTs) [13], using the
design tool ISE WebPACK 9.1i. Table I presents the implemen-
tation results for the conventional (bi-level) and the proposed
(tri-level) designs, with in the multipliers. For the
tri-level bit-stream adder, it can be seen from Fig. 3 that each
of the three 1-bit outputs is a function of up to five 1-bit inputs
(viz., , , , and the unit-delayed ). Therefore,
each function can be mapped onto a single LUT. The tri-level
bit-stream adder can operate as fast as the bi-level one and only
requires one more LUT. For the tri-level bit-stream multiplier,
the 2-bit architecture is more complicated and, therefore, results
TABLE I
IMPLEMENTATION RESULTS ON A XILINX VIRTEX-5 XC5VLX30 FOR LOGIC
UTILIZATION OF LOOK-UP NUMBER OF FLIP FLOPS (FFS) AND CLOCK
FREQUENCY (MHZ)
Fig. 6. SNDR versus input amplitude for bi-level and tri-level bit-stream
adders.
in increased hardware and lower clock frequency. Such rise in
complexity, however, is justified by the significant increase in
SNDR, as will be shown below.
IV. SIMULATION RESULTS
Matlab simulations are carried out to verify the validity of the
proposed circuits and compare their performance improvement
over conventional designs. Figs. 6 and 7 plot the SNDR against
input amplitude curves for the conventional and the proposed
bit-stream adders and multipliers, respectively. Throughout the
simulations, the two input signals are used which are sinusoidal
waves at normalized frequencies of 3.1 and 2.1 ,
respectively, with equal amplitude. The oversampling ratio
(OSR) is 128. The sigma–delta modulated sinusoidal signals
with varying input amplitudes are fed into the bit-stream adders
and multipliers. A 16384-point fast Fourier trnasform (FFT)
using Hanning window is applied to the resulting bit-stream
outputs to obtain the PSDs. The SNDR is calculated as the
ratio of the total output signal power over the total in-band
noise. Note that the 0 dB signal power level refers to the power
when the amplitude of each input sinusoid is unity. Compared
with the bi-level counterparts, the proposed tri-level adder and
multiplier have average performance gains of 9.0 and 7.8 dB,
respectively. These results are consistent with the 7 dB perfor-
mance gain obtained when ternary SDM is used in the filter
design [11]. As increasing the number of bits in the quantizer
by one generally leads to an SNDR improvement of more than
Authorized licensed use limited to: The University of Hong Kong. Downloaded on June 4, 2009 at 22:02 from IEEE Xplore.  Restrictions apply.
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Fig. 7. SNDR versus input amplitude for bi-level and tri-level bit-stream mul-
tipliers (L = 4 in both multipliers).
TABLE II
IMPLEMENTATION RESULTS OF BI-LEVEL (L = 8)
AND TRI-LEVEL (L = 4) BIT-STREAM MULTIPLIERS
Fig. 8. SNDR versus input amplitude for bi-level (L = 8) and tri-level (L =
4) bit-stream multipliers.
6 dB, the proposed tri-level BSSP circuits can achieve better
performance gain over the bi-level designs.
In Section II-B, it has been noted that the parameter affects
the SNDR performance and the hardware complexity of the bit-
stream multiplier. To evaluate the hardware resource utilization
efficiency of the tri-level bit-stream multiplier, Table II contrasts
the implementation results for the bi-level bit-stream multiplier
Fig. 9. Type-1 bit-stream DPLL.
for and the proposed tri-level design for . The
SNDR curves against input amplitude for the two multipliers
are shown in Fig. 8. While consuming much less resources, the
tri-level bit-stream multiplier for still achieves better
signal-to-noise performance than the bi-level one for .
Consequently, despite the tri-level design requires higher circuit
complexity, it is in fact more efficient than the bi-level design in
terms of performance improvement.
V. APPLICATION EXAMPLE
To demonstrate the application of the proposed bit-stream
adder and multiplier, a Type-1 DPLL [14] is implemented. Fig. 9
shows the block diagram of the bit-stream DPLL whose struc-
ture is similar to the one presented in [6].
The input signal is assumed to be a complex sinusoid of the
form
(8)
The output of the bit-stream numerically controlled oscillator
(NCO) is given by
(9)
The output phase of the NCO is
(10)
where and are design parameters and
(11)
where denotes the imaginary part of and denotes the
conjugate of . Details of the bit-stream NCO can be found in
[4], [6]. By referring to Fig. 4 of [4] or Fig. 6 of [6], the exten-
sion of this NCO to a ternary design, specifically, by modifying
the digital SDM and up/down counters to their 2-bit (i.e., tri-
level) versions, is trivial. In fact, using the proposed bit-stream
adder and multiplier as building blocks, other circuit modules
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TABLE III
IMPLEMENTATION RESULTS OF BI-LEVEL, TRI-LEVEL,
AND 8-BIT DPLL DESIGNS
in [4]–[6] are readily extended to their ternary counterparts. The
phase detector is realized by two bit-stream multipliers and
a bit-stream subtractor (essentially the same as an adder, see
Section II-A). In this particular implementation, the normal-
ized input frequency is 1/512, and are accordingly set
to 82 and 5, respectively [4], [6]. The OSR is 128. Simulations
confirm that both bi-level and tri-level systems can synchronize
to the input signal at steady state. The SNDRs of the bi-level
and tri-level DPLL outputs are 35.5 dB and 46.7 dB, respec-
tively. The SNDR is obtained using 16384-point FFT and Han-
ning window on the output signal at steady state. Thus, the
tri-level design is roughly equivalent to an 8-bit system. To eval-
uate the merit of using tri-level BSSP technique, an 8-bit DPLL
is implemented. Since the NCO in Fig. 9 is only for BSSP im-
plementation, for the 8-bit design, the NCO is implemented as
a direct digital synthesizer (DDS). Hardware optimization tech-
niques presented in [15], [16] have been used.
Table III shows the FPGA implementation results of the
bi-level, tri-level and 8-bit DPLL designs. It can be seen that
both the bi-level and tri-level designs require significantly less
LUTs than the multi-bit design at the expense of more FFs.
In FPGA implementation, LUT is the resource limiting factor.
Moreover, the hardware resources of the necessary decimator
and interpolator for the multi-bit system are not counted in
this implementation. Therefore, the two bit-stream implemen-
tations are much more hardware-efficient than the multi-bit
counterpart.
VI. CONCLUSION
In this brief, a bit-stream adder and a multiplier customized
for the tri-level sigma–delta modulated signal processing have
been proposed. Hardware architectures have been described
and implemented on FPGAs. Compared with the conventional
bi-level designs, the proposed designs have been shown to be
more hardware-efficient under the same SNDR requirement.
An application example in DPLL has further demonstrated the
efficacy and practical interests of tri-level BSSP.
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